mirror of
https://github.com/openembedded/meta-openembedded.git
synced 2026-07-16 04:17:25 +00:00
Android-tools: Support Risc-V ISA
Risc-V ADB implementation is based on ARM64 implemtentation. The core change is leverage fence command to implement memroy barrier featrue. Signed-off-by: Khem Raj <raj.khem@gmail.com>
This commit is contained in:
@@ -38,11 +38,13 @@ SRC_URI = " \
|
||||
file://core/0011-Remove-bionic-specific-calls.patch;patchdir=system/core \
|
||||
file://core/0012-Fix-implicit-declaration-of-stlcat-strlcopy-function.patch;patchdir=system/core \
|
||||
file://core/adb_libssl_11.diff;patchdir=system/core \
|
||||
file://core/0013-adb-Support-riscv64.patch;patchdir=system/core \
|
||||
file://extras/0001-ext4_utils-remove-selinux-extensions.patch;patchdir=system/extras \
|
||||
file://extras/0002-ext4_utils-add-o-argument-to-preserve-ownership.patch;patchdir=system/extras \
|
||||
file://libselinux/0001-Remove-bionic-specific-calls.patch;patchdir=external/libselinux \
|
||||
file://libselinux/0001-libselinux-Do-not-define-gettid-if-glibc-2.30-is-use.patch;patchdir=external/libselinux \
|
||||
file://android-tools-adbd.service \
|
||||
file://build/0001-Riscv-Add-risc-v-Android-config-header.patch;patchdir=build \
|
||||
file://gitignore \
|
||||
file://adb.mk;subdir=${BPN} \
|
||||
file://adbd.mk;subdir=${BPN} \
|
||||
@@ -94,6 +96,9 @@ do_compile() {
|
||||
aarch64)
|
||||
export android_arch=linux-arm64
|
||||
;;
|
||||
riscv64)
|
||||
export android_arch=linux-riscv64
|
||||
;;
|
||||
mips|mipsel)
|
||||
export android_arch=linux-mips
|
||||
;;
|
||||
|
||||
Reference in New Issue
Block a user