mirrors/meta-openembedded
1
0
Fork 0
mirror of https://github.com/openembedded/meta-openembedded.git synced 2026-04-17 22:48:28 +00:00
Code Issues Projects Releases Wiki Activity

python3-grpcio: Update to 1.38.0

Browse Source 
Drop riscv patch as its applied upstream
Refresh patches

Signed-off-by: Khem Raj <raj.khem@gmail.com>
Signed-off-by: Trevor Gamblin <trevor.gamblin@windriver.com>
This commit is contained in:
Khem Raj
2021-05-29 00:34:56 -07:00
parent a603cfc4dd
commit b3375a4adc
3 changed files with 2 additions and 25 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
meta-python/recipes-devtools/python/python3-grpcio/mips_bigendian.patch
View File

@@ -12,4 +12,4 @@
+#elif defined(__mips__) && defined(__LP64__)
#define OPENSSL_64_BIT
#define OPENSSL_MIPS64
#elif defined(__riscv)
#elif defined(__riscv) && __SIZEOF_POINTER__ == 8

21
meta-python/recipes-devtools/python/python3-grpcio/riscv64_support.patch
View File

@@ -1,21 +0,0 @@
Add RISC-V 64bit support
Upstream-Status: Pending
Signed-off-by: Khem Raj <raj.khem@gmail.com>
--- a/third_party/boringssl-with-bazel/src/include/openssl/base.h
+++ b/third_party/boringssl-with-bazel/src/include/openssl/base.h
@@ -108,6 +108,14 @@ extern "C" {
#elif defined(__MIPSEL__) && defined(__LP64__)
#define OPENSSL_64_BIT
#define OPENSSL_MIPS64
+#elif defined(__riscv)
+# if (__riscv_xlen == 64)
+# define OPENSSL_64_BIT
+# define OPENSSL_RISCV64
+# elif(__riscv_xlen == 32)
+# define OPENSSL_32_BIT
+# define OPENSSL_RISCV32
+# endif
#elif defined(__pnacl__)
#define OPENSSL_32_BIT
#define OPENSSL_PNACL