mirror of
https://github.com/openembedded/meta-openembedded.git
synced 2026-07-26 19:47:17 +00:00
Armin Kuster
e42d1e758f
fixes: WARNING: postgresql-12.16-r0 do_patch: Fuzz detected: Applying patch 0001-Add-support-for-RISC-V.patch patching file src/include/storage/s_lock.h Hunk #2 succeeded at 339 with fuzz 1. Signed-off-by: Armin Kuster <akuster808@gmail.com>
39 lines
1.4 KiB
Diff
39 lines
1.4 KiB
Diff
From b06a228a5fd1589fc9bed654b3288b321fc21aa1 Mon Sep 17 00:00:00 2001
|
|
From: "Richard W.M. Jones" <rjones@redhat.com>
|
|
Date: Sun, 20 Nov 2016 15:04:52 +0000
|
|
Subject: [PATCH] Add support for RISC-V.
|
|
|
|
The architecture is sufficiently similar to aarch64 that simply
|
|
extending the existing aarch64 macro works.
|
|
---
|
|
src/include/storage/s_lock.h | 5 +++--
|
|
1 file changed, 3 insertions(+), 2 deletions(-)
|
|
|
|
Index: postgresql-12.16/src/include/storage/s_lock.h
|
|
===================================================================
|
|
--- postgresql-12.16.orig/src/include/storage/s_lock.h
|
|
+++ postgresql-12.16/src/include/storage/s_lock.h
|
|
@@ -317,11 +317,12 @@ tas(volatile slock_t *lock)
|
|
|
|
/*
|
|
* On ARM and ARM64, we use __sync_lock_test_and_set(int *, int) if available.
|
|
+ * On RISC-V, the same.
|
|
*
|
|
* We use the int-width variant of the builtin because it works on more chips
|
|
* than other widths.
|
|
*/
|
|
-#if defined(__arm__) || defined(__arm) || defined(__aarch64__) || defined(__aarch64)
|
|
+#if defined(__arm__) || defined(__arm) || defined(__aarch64__) || defined(__aarch64) || defined(__riscv)
|
|
#ifdef HAVE_GCC__SYNC_INT32_TAS
|
|
#define HAS_TEST_AND_SET
|
|
|
|
@@ -338,7 +339,7 @@ tas(volatile slock_t *lock)
|
|
#define S_UNLOCK(lock) __sync_lock_release(lock)
|
|
|
|
#endif /* HAVE_GCC__SYNC_INT32_TAS */
|
|
-#endif /* __arm__ || __arm || __aarch64__ || __aarch64 */
|
|
+#endif /* __arm__ || __arm || __aarch64__ || __aarch64 || __riscv */
|
|
|
|
|
|
/* S/390 and S/390x Linux (32- and 64-bit zSeries) */
|