mirror of
https://git.yoctoproject.org/meta-ti
synced 2026-07-16 22:38:04 +00:00
Koen Kooi
4e18d70247
This patchset is managed in https://github.com/beagleboard/kernel/tree/beagleboard-3.2 by Robert Nelson and myself. Tested on beagleboard-xM/Angstrom Signed-off-by: Koen Kooi <koen@dominion.thruhere.net> Signed-off-by: Denys Dmytriyenko <denys@ti.com>
57 lines
2.1 KiB
Diff
57 lines
2.1 KiB
Diff
From 65f1ea963900225224754f674e8907248262a46b Mon Sep 17 00:00:00 2001
|
|
From: Santosh Shilimkar <santosh.shilimkar@ti.com>
|
|
Date: Fri, 16 Dec 2011 16:09:12 -0800
|
|
Subject: [PATCH 4/6] ARM: OMAP4: clock: Add CPU local timer clock node
|
|
|
|
Local timer clock is sourced from the CPU clock and hence changes
|
|
along with CPU clock. These per CPU local timers are used as
|
|
clock-events, so they need to be reconfigured on CPU frequency
|
|
change as part of CPUfreq governor.
|
|
|
|
Newly introduced clockevents_reconfigure() needs to know the
|
|
twd clock-rate. Provide a clock-node to make clk_get_rate() work
|
|
for TWD.
|
|
|
|
Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
|
|
Cc: Paul Walmsley <paul@pwsan.com>
|
|
Cc: Kevin Hilman <khilman@ti.com>
|
|
[paul@pwsan.com: renamed clock node to 'mpu_periphclk' to indicate that this
|
|
is the Cortex-A9 MPCore subsystem clock PERIPHCLK (DDI 0407G); moved
|
|
clock and clkdev entries to match the autogenerated script output]
|
|
Signed-off-by: Paul Walmsley <paul@pwsan.com>
|
|
Signed-off-by: Tony Lindgren <tony@atomide.com>
|
|
---
|
|
arch/arm/mach-omap2/clock44xx_data.c | 9 +++++++++
|
|
1 files changed, 9 insertions(+), 0 deletions(-)
|
|
|
|
diff --git a/arch/arm/mach-omap2/clock44xx_data.c b/arch/arm/mach-omap2/clock44xx_data.c
|
|
index 0798a80..730097e 100644
|
|
--- a/arch/arm/mach-omap2/clock44xx_data.c
|
|
+++ b/arch/arm/mach-omap2/clock44xx_data.c
|
|
@@ -1206,6 +1206,14 @@ static const struct clksel ocp_abe_iclk_div[] = {
|
|
{ .parent = NULL },
|
|
};
|
|
|
|
+static struct clk mpu_periphclk = {
|
|
+ .name = "mpu_periphclk",
|
|
+ .parent = &dpll_mpu_ck,
|
|
+ .ops = &clkops_null,
|
|
+ .fixed_div = 2,
|
|
+ .recalc = &omap_fixed_divisor_recalc,
|
|
+};
|
|
+
|
|
static struct clk ocp_abe_iclk = {
|
|
.name = "ocp_abe_iclk",
|
|
.parent = &aess_fclk,
|
|
@@ -3189,6 +3197,7 @@ static struct omap_clk omap44xx_clks[] = {
|
|
CLK(NULL, "l4_div_ck", &l4_div_ck, CK_443X),
|
|
CLK(NULL, "lp_clk_div_ck", &lp_clk_div_ck, CK_443X),
|
|
CLK(NULL, "l4_wkup_clk_mux_ck", &l4_wkup_clk_mux_ck, CK_443X),
|
|
+ CLK("smp_twd", NULL, &mpu_periphclk, CK_443X),
|
|
CLK(NULL, "ocp_abe_iclk", &ocp_abe_iclk, CK_443X),
|
|
CLK(NULL, "per_abe_24m_fclk", &per_abe_24m_fclk, CK_443X),
|
|
CLK(NULL, "per_abe_nc_fclk", &per_abe_nc_fclk, CK_443X),
|
|
--
|
|
1.7.7.4
|
|
|