mirror of
https://git.yoctoproject.org/meta-ti
synced 2026-05-06 11:32:38 +00:00
acaca70dea
- While implementing k3.inc, there was an assumption that all k3 based TI SOC's would always have a Cortex-R5F core [1]. This assumption is not true. - Hence, create a new mc_k3r5 include file & move the multiconfig dependencies to it. Also, include this file only in those k3 platforms which needs the R5 multiconfig support. [1]: https://git.ti.com/cgit/arago-project/meta-ti/commit/conf/machine/include/k3.inc?h=scarthgap&id=f814840465358a6b5429ad20165742ac6e6e6a29 Signed-off-by: Chirag Shilwant <c-shilwant@ti.com> Signed-off-by: Ryan Eatmon <reatmon@ti.com>
30 lines
998 B
PHP
30 lines
998 B
PHP
require conf/machine/include/k3.inc
|
|
require conf/machine/include/mc_k3r5.inc
|
|
|
|
SOC_FAMILY:append = ":j7200"
|
|
|
|
# Default tiboot3.bin on J7200 is for GP
|
|
IMAGE_BOOT_FILES += "tiboot3-j7200-gp-evm.bin"
|
|
|
|
# Since default tiboot3.bin on J7200 is for GP, add a version for SR1.0 HS-FS
|
|
IMAGE_SR1_HS_FS_FILES = "tiboot3-j7200-hs-fs-evm.bin"
|
|
IMAGE_SR1_HS_FS_FILES:bsp-mainline = ""
|
|
IMAGE_BOOT_FILES += "${IMAGE_SR1_HS_FS_FILES}"
|
|
|
|
# Since default tiboot3.bin on J7200 is for GP, add a version for SR1.0 HS-SE
|
|
IMAGE_SR1_HS_SE_FILES = "tiboot3-j7200-hs-evm.bin"
|
|
IMAGE_SR1_HS_SE_FILES:bsp-mainline = ""
|
|
IMAGE_BOOT_FILES += "${IMAGE_SR1_HS_SE_FILES}"
|
|
|
|
# Since default tiboot3.bin on J7200 is for GP, add a version for SR2.0 HS-FS
|
|
IMAGE_BOOT_FILES += "tiboot3-j7200_sr2-hs-fs-evm.bin"
|
|
|
|
# Since default tiboot3.bin on J721e is for GP, add a version for SR2.0 HS-SE
|
|
IMAGE_BOOT_FILES += "tiboot3-j7200_sr2-hs-evm.bin"
|
|
|
|
TFA_BOARD = "generic"
|
|
|
|
OPTEEMACHINE = "k3-j721e"
|
|
|
|
MACHINE_ESSENTIAL_EXTRA_RRECOMMENDS += "ti-eth-fw"
|