1
0
mirror of https://git.yoctoproject.org/meta-ti synced 2026-04-20 19:53:43 +00:00

Compare commits

...

121 Commits

Author SHA1 Message Date
LCPD Automation Script
6763a269b0 linux-ti-staging-rt: RC Auto-Merger: 08.05.00.007
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-12-02 18:43:40 -06:00
LCPD Automation Script
f9cf247b92 linux-ti-staging: CI/CD Auto-Merger: cicd.2022.12.02.14:23:50
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-12-02 14:24:24 -06:00
LCPD Automation Script
b37cc8ba6d linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.12.02.14:23:50
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-12-02 14:24:24 -06:00
LCPD Automation Script
62abd96e0c u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.12.02.14:23:50
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-12-02 14:24:24 -06:00
LCPD Automation Script
e33d21513e linux-ti-staging-rt: RC Auto-Merger: 08.05.00.006
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-30 14:10:51 -06:00
LCPD Automation Script
5a462e6d25 linux-ti-staging: CI/CD Auto-Merger: cicd.2022.11.30.11:05:19
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-30 11:05:28 -06:00
LCPD Automation Script
4def794944 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.11.30.11:05:19
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-30 11:05:28 -06:00
LCPD Automation Script
08dced9e3b u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.11.30.11:05:19
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-30 11:05:28 -06:00
LCPD Automation Script
80c417eed5 ti-linux-fw: CI/CD Auto-Merger: cicd.2022.11.30.11:05:19
Updated the value(s) for:
  K3_IMAGE_GEN_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-30 11:05:28 -06:00
Kamlesh Gurudasani
98506a4a07 optee-os: Update SRCREV for OP-TEE TRNG in AM62X
Update the SRCREV to the commit when trng support was
added in upstream OP-TEE for am62x platform to access rng.

Also, enable trng support as trng support is added now in OP-TEE

Signed-off-by: Kamlesh Gurudasani <kamlesh@ti.com>
Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com>
Acked-by: Andrew Davis <afd@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-11-29 09:07:30 -06:00
LCPD Automation Script
b1b34e2602 linux-ti-staging: CI/CD Auto-Merger: cicd.2022.11.27.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-27 19:06:11 -06:00
LCPD Automation Script
c0abee81ff linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.11.27.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-27 19:06:11 -06:00
LCPD Automation Script
8b6ca7d06b u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.11.27.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-27 19:06:11 -06:00
LCPD Automation Script
c7eed7f0e1 ti-linux-fw: CI/CD Auto-Merger: cicd.2022.11.27.19:06:00
Updated the value(s) for:
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-27 19:06:11 -06:00
LCPD Automation Script
f8ddf45aca linux-ti-staging-rt: RC Auto-Merger: 08.05.00.005
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-22 14:18:40 -06:00
LCPD Automation Script
528dff9c50 linux-ti-staging: CI/CD Auto-Merger: cicd.2022.11.22.08:55:27
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-22 08:56:08 -06:00
LCPD Automation Script
4ba704a350 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.11.22.08:55:27
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-22 08:56:08 -06:00
LCPD Automation Script
198667618f u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.11.22.08:55:27
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-22 08:56:08 -06:00
LCPD Automation Script
14c600bec1 linux-ti-staging: CI/CD Auto-Merger: cicd.2022.11.18.01:41:09
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-18 01:42:06 -06:00
LCPD Automation Script
5af7382482 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.11.18.01:41:09
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-18 01:42:06 -06:00
LCPD Automation Script
2c13dc08a2 u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.11.18.01:41:09
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-18 01:42:06 -06:00
LCPD Automation Script
5d8cabe599 ti-linux-fw: CI/CD Auto-Merger: cicd.2022.11.18.01:41:09
Updated the value(s) for:
  K3_IMAGE_GEN_SRCREV
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-18 01:42:06 -06:00
Manorit Chawdhry
101d61a560 cadence-mhdp-fw: add compatible for j784s4-hs-evm
Add the HS platform to the compatible list in the recipe.

Signed-off-by: Manorit Chawdhry <m-chawdhry@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-11-15 11:51:57 -06:00
Manorit Chawdhry
5333b0d34b cnm-wave-fw: add compatible for j784s4-hs-evm
Add the HS platform to the compatible list in the recipe.

Signed-off-by: Manorit Chawdhry <m-chawdhry@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-11-15 11:51:57 -06:00
Manorit Chawdhry
286794b4d3 ti-graphics: Add j784s4-hs-evm as a compatible machine
Add HS platform to the list of compatible machines.

Signed-off-by: Manorit Chawdhry <m-chawdhry@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-11-15 11:51:57 -06:00
Manorit Chawdhry
95d1f6503c j784s4-hs: changes to support new hs platform
Changes to support new j784s4-hs platform in:

    1) ti-sci-fw_git: Update firmware prefix for j784s4-hs
    2) atf: sign the image
    4) optee: sign the image

Signed-off-by: Manorit Chawdhry <m-chawdhry@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-11-15 11:51:57 -06:00
Manorit Chawdhry
ed8e95cbd5 ti-rtos-firmware: Add J784S4 High Security support
Sign the firmwares for j784s4 similar to j721s2 hs.
Duplicate all j784s4 entries for j784s4-hs as we cannot use same
keyword for match between j784s4-evm and j784s4-hs-evm.

Signed-off-by: Manorit Chawdhry <m-chawdhry@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-11-15 11:51:57 -06:00
Manorit Chawdhry
e890de24d1 conf: machine: Add J784S4 hs platform
Machine conf for J784S4 HS platform.
Used J721S2 hs as reference.

Signed-off-by: Manorit Chawdhry <m-chawdhry@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-11-15 11:51:57 -06:00
LCPD Automation Script
5e631dd9d9 linux-ti-staging-rt: RC Auto-Merger: 08.05.00.004
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-14 22:24:31 -06:00
LCPD Automation Script
7cd32a536a linux-ti-staging: CI/CD Auto-Merger: cicd.2022.11.14.10:36:47
Updated the value(s) for:
  PV
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-14 10:37:04 -06:00
LCPD Automation Script
c8f0fe8770 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.11.14.10:36:47
Updated the value(s) for:
  PV
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-14 10:37:04 -06:00
LCPD Automation Script
08261fe1b7 u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.11.14.10:36:47
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-14 10:37:04 -06:00
LCPD Automation Script
7b46551d5d ti-linux-fw: CI/CD Auto-Merger: cicd.2022.11.14.10:36:47
Updated the value(s) for:
  K3_IMAGE_GEN_SRCREV
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-14 10:37:04 -06:00
Denys Dmytriyenko
014188d53e ti-sci-fw: use getVar() to check if TI_SECURE_DEV_PKG_K3 is defined
Otherwise undefined variable is returned literally as ${TI_SECURE_DEV_PKG_K3}
and the condition won't work.

Cc: Andrew Davis <afd@ti.com>
Signed-off-by: Denys Dmytriyenko <denys@konsulko.com>
Acked-by: Andrew Davis <afd@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-11-09 12:06:46 -06:00
Denys Dmytriyenko
2f8ce3d345 ti-k3-secdev: include ti-paths.inc
Include ti-paths.inc so TI_K3_SECDEV_INSTALL_DIR_RECIPE gets defined and
artifacts are installed in the correct location.

Cc: Andrew Davis <afd@ti.com>
Signed-off-by: Denys Dmytriyenko <denys@konsulko.com>
Acked-by: Andrew Davis <afd@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-11-09 12:06:46 -06:00
LCPD Automation Script
4d6de396af linux-ti-staging-rt: RC Auto-Merger: 08.05.00.003
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-04 06:44:01 -05:00
LCPD Automation Script
ba560675d6 u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.11.03.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-03 19:07:09 -05:00
LCPD Automation Script
80bb87a6ba ti-linux-fw: CI/CD Auto-Merger: cicd.2022.11.03.19:06:00
Updated the value(s) for:
  K3_IMAGE_GEN_SRCREV
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-03 19:07:09 -05:00
LCPD Automation Script
b7b9104730 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.11.02.13:24:41
Updated the value(s) for:
  PV
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-02 13:25:16 -05:00
LCPD Automation Script
53e811d5a5 u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.11.02.13:24:41
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-11-02 13:25:16 -05:00
Praneeth Bajjuri
535fcc7e8f optee-os: Upgrade to upstream 3.19.0
Update to the latest upstream master which is 3.19.0.

Signed-off-by: Praneeth Bajjuri <praneeth@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-31 15:58:17 -05:00
Randolph Sapp
9016d5816e ti-img-rogue-driver: Bump the source revision
Bump the source revision for the rogue pvr kernel module.

Source changelog:
  - A hack was added to increase stability on J7 platforms while we are
    looking into a proper fix for cache coherency issues in this module

Signed-off-by: Randolph Sapp <rs@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-31 15:57:06 -05:00
LCPD Automation Script
f06c5da13e linux-ti-staging-rt: RC Auto-Merger: 08.05.00.002
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-28 11:26:06 -05:00
LCPD Automation Script
eef2b4a01b linux-ti-staging: CI/CD Auto-Merger: cicd.2022.10.28.09:04:44
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-28 09:04:56 -05:00
LCPD Automation Script
3ce1dae496 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.10.28.09:04:44
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-28 09:04:56 -05:00
LCPD Automation Script
65b0165c66 ti-linux-fw: CI/CD Auto-Merger: cicd.2022.10.28.09:04:44
Updated the value(s) for:
  K3_IMAGE_GEN_SRCREV
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-28 09:04:56 -05:00
LCPD Automation Script
b3b7437853 linux-ti-staging: CI/CD Auto-Merger: cicd.2022.10.25.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-25 19:06:49 -05:00
LCPD Automation Script
2592fc0c05 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.10.25.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-25 19:06:49 -05:00
LCPD Automation Script
134649c63e ti-linux-fw: CI/CD Auto-Merger: cicd.2022.10.25.19:06:00
Updated the value(s) for:
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-25 19:06:49 -05:00
Ryan Eatmon
af18cae886 cnm-wave-fw: update firmware name to wave521c_k3_codec_fw.bin
update firmware name to wave521c_k3_codec_fw.bin to align with
linux-firmware main branch. the following patch is part of
ti-linux-firmware thru mainline sync.

commit 48407ffd ("cnm: update chips&media wave521c firmware.")

Signed-off-by: Praneeth Bajjuri <praneeth@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-25 18:12:17 -05:00
LCPD Automation Script
8e15197d2c linux-ti-staging: CI/CD Auto-Merger: cicd.2022.10.24.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-24 19:07:01 -05:00
LCPD Automation Script
727b589cac linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.10.24.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-24 19:07:01 -05:00
LCPD Automation Script
e4e07e2391 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.10.21.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-21 19:06:50 -05:00
LCPD Automation Script
74efa3916f u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.10.21.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-21 19:06:50 -05:00
LCPD Automation Script
59b001461d linux-ti-staging-rt: RC Auto-Merger: 08.05.00.001
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-21 10:28:00 -05:00
LCPD Automation Script
71c2d2a2b2 linux-ti-staging: CI/CD Auto-Merger: cicd.2022.10.20.13:00:45
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-20 13:01:00 -05:00
LCPD Automation Script
8bc40afc1e linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.10.20.13:00:45
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-20 13:01:00 -05:00
LCPD Automation Script
2d91a1599b u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.10.20.13:00:45
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-20 13:01:00 -05:00
LCPD Automation Script
10e001fbe7 ti-linux-fw: CI/CD Auto-Merger: cicd.2022.10.20.13:00:45
Updated the value(s) for:
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-20 13:01:00 -05:00
LCPD Automation Script
c2df13ca97 u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.10.15.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-15 19:06:28 -05:00
LCPD Automation Script
129616fde1 linux-ti-staging: CI/CD Auto-Merger: cicd.2022.10.12.19:06:00
Updated the value(s) for:
  PV
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-12 19:06:32 -05:00
LCPD Automation Script
437b4ed7c9 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.10.12.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-12 19:06:32 -05:00
LCPD Automation Script
ce67652cda u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.10.12.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-12 19:06:32 -05:00
LCPD Automation Script
25dee11ff4 linux-ti-staging: CI/CD Auto-Merger: cicd.2022.10.10.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-10 19:06:46 -05:00
LCPD Automation Script
4f3d3a6548 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.10.10.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-10 19:06:46 -05:00
LCPD Automation Script
c0d8a519ef u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.10.10.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-10 19:06:46 -05:00
LCPD Automation Script
baff62ddac ti-linux-fw: CI/CD Auto-Merger: cicd.2022.10.10.19:06:00
Updated the value(s) for:
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-10 19:06:46 -05:00
Jayesh Choudhary
2e72552b02 optee-os: Enable TRNG driver as OP-TEE support is added
OP-TEE upstream now has support for sa3ul for j721s2 platform.
Re-enable the trng driver which was disabled earlier.

Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-10 19:06:23 -05:00
Jayesh Choudhary
3af00f0c0f conf: machine: j721s2: Add OP-TEE flavour
Change the OP-TEE flavour from default k3-j721e to k3-j784s4
as sa3ul support for j784s4 is upstreamed in OP-TEE and we
can use the same settings in j721s2 to access TRNG.

Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-10 19:06:23 -05:00
Jayesh Choudhary
a6a78217d4 conf: machine: j784s4: Add OP-TEE flavour
Add the new OP-TEE flavour for J784S4 instead of default k3-j721e.
The TI-SCI ID for MCU domain sa2ul/sa3ul are not the same for
J721E and J784S4. So a new flavour is added in upstream OP-TEE.

Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-10 19:06:23 -05:00
Jayesh Choudhary
3a4fffef16 optee-os: Update SRCREV for OP-TEE TRNG in J784S4
Update the SRCREV to the commit when sa3ul support was
added in upstream OP-TEE for J784S4 platform to access rng.

Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-10 19:06:23 -05:00
Ryan Eatmon
4c42e2bfbc j721s2 and j784s4: Correct serial console device
Serial console in J721S2/J784S4 EVM config was set to ttyS10.  It should be ttyS2.
This caused sysv based systems (eg, tiny) to apparently hang because of no login prompt.
This didn't show up as a problem on systemd systems (eg, default) because systemd will
automatically setup a serial tty with the console option passed in on the kernel command line
(using console=...), which U-Boot correctly passes in as ttyS2 for J721S2/J784S4.

Signed-off-by: Jonathan Humphreys <j-humphreys@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-10 19:06:23 -05:00
Randolph Sapp
816ddf70e7 ti-img-rogue-*: Bump the graphics recipes
Bump the graphics recipes source revision and remove the old BVNC
switch. The BVNC is now baked into the platform Makefile that is
selected with PVR_BUILD_DIR / TARGET_PRODUCT.

Signed-off-by: Randolph Sapp <rs@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-10 19:06:23 -05:00
Andrew Davis
b4c020c8d9 trusted-firmware-a: Update to latest upstream master
Notable changes include support for J784s4.

Signed-off-by: Andrew Davis <afd@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-04 09:53:17 -05:00
Ryan Eatmon
1ba334cc24 machine: Add j784s4-evm configuration.
Adding support for j784s4-evm:
- Add configurations.
- Add firmware.
- Add u-boot.
- Add gpu support.

Signed-off-by: Ryan Eatmon <reatmon@ti.com>
Signed-off-by: Hari Nagalla <hnagalla@ti.com>
Signed-off-by: Randolph Sapp <rs@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-04 08:08:27 -05:00
Ryan Eatmon
165531f3fe ti-img-rogue-driver: Fix git SRC_URI
We missed a spot when updating all of the git access for git.ti.com
to use HTTPS.

Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-10-04 08:08:27 -05:00
LCPD Automation Script
149ca1956a linux-ti-staging: CI/CD Auto-Merger: cicd.2022.10.03.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-03 19:06:31 -05:00
LCPD Automation Script
60aa2e90e6 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.10.03.19:06:00
Updated the value(s) for:
  PV
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-03 19:06:31 -05:00
LCPD Automation Script
478cb0f7f4 u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.10.03.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-03 19:06:31 -05:00
LCPD Automation Script
b576e341ab ti-linux-fw: CI/CD Auto-Merger: cicd.2022.10.03.19:06:00
Updated the value(s) for:
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-10-03 19:06:31 -05:00
LCPD Automation Script
e84c0aeaa8 linux-ti-staging-rt: RC Auto-Merger: 08.04.01.005
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-24 17:55:27 -05:00
LCPD Automation Script
3591cbd55f linux-ti-staging: CI/CD Auto-Merger: cicd.2022.09.24.12:19:12
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-24 12:19:27 -05:00
LCPD Automation Script
bfafcc1b04 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.09.24.12:19:12
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-24 12:19:27 -05:00
LCPD Automation Script
730f20409f ti-linux-fw: CI/CD Auto-Merger: cicd.2022.09.24.12:19:12
Updated the value(s) for:
  K3_IMAGE_GEN_SRCREV
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-24 12:19:27 -05:00
Praneeth Bajjuri
7fdab18f24 ipc: ti-rpmsg-char: Update library to 0.5.1
Update the ti-rpmsg-char library to 0.5.1 version that enables the
support for R5F on am62x SoCs.

Signed-off-by: Praneeth Bajjuri <praneeth@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-23 17:21:08 -05:00
LCPD Automation Script
d17d04f57b linux-ti-staging: CI/CD Auto-Merger: cicd.2022.09.22.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-22 19:06:44 -05:00
LCPD Automation Script
b961b719a3 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.09.22.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-22 19:06:44 -05:00
LCPD Automation Script
7aa5daeb6c u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.09.22.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-22 19:06:44 -05:00
LCPD Automation Script
1a213ccea1 ti-linux-fw: CI/CD Auto-Merger: cicd.2022.09.22.19:06:00
Updated the value(s) for:
  K3_IMAGE_GEN_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-22 19:06:44 -05:00
LCPD Automation Script
e9ce84937d linux-ti-staging-rt: RC Auto-Merger: 08.04.01.004
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-16 22:03:35 -05:00
LCPD Automation Script
3c65112614 linux-ti-staging: CI/CD Auto-Merger: cicd.2022.09.16.17:39:59
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-16 17:40:07 -05:00
LCPD Automation Script
4a56669911 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.09.16.17:39:59
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-16 17:40:06 -05:00
LCPD Automation Script
bdcc51d83f u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.09.16.17:39:59
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-16 17:40:06 -05:00
LCPD Automation Script
041d58f279 ti-linux-fw: CI/CD Auto-Merger: cicd.2022.09.16.17:39:59
Updated the value(s) for:
  K3_IMAGE_GEN_SRCREV
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-16 17:40:06 -05:00
Manorit Chawdhry
c00cd10f46 ti-rtos-firmware: j721s2-hs-evm: add secure firmware images
Adds support for secure firmware images in J721S2 HS EVM.

Signed-off-by: Manorit Chawdhry <m-chawdhry@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-15 15:24:37 -05:00
Manorit Chawdhry
29a6be8847 ti-rtos-firmware: j7200-hs-evm: add secure firmware images
Adds support for secure firmware images in J7200 HS EVM.

Signed-off-by: Manorit Chawdhry <m-chawdhry@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-15 15:24:37 -05:00
Manorit Chawdhry
f3733afe9c ti-rtos-firmware: j721e-hs-evm: add secure firmware images
Adds support for secure firmware images in J721E HS EVM.

Signed-off-by: Manorit Chawdhry <m-chawdhry@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-15 15:24:37 -05:00
LCPD Automation Script
30e441499f linux-ti-staging: CI/CD Auto-Merger: cicd.2022.09.12.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-12 19:07:02 -05:00
LCPD Automation Script
829f253a19 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.09.12.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-12 19:07:02 -05:00
LCPD Automation Script
666b826bdd u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.09.12.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-12 19:07:02 -05:00
Denys Dmytriyenko
8e1d209ef7 linux-ti-mainline: unbreak devtool
devtool has a long-standing bug where it cannot handle references to ${WORKDIR}
due to externalsrc:
https://bugzilla.yoctoproject.org/show_bug.cgi?id=12677

linux-ti-mainline clones additional ti-upstream-tools repo alongside the kernel
sources into ${WORKDIR}, which exposes this devtool bug.

Work around the issue by moving ti-upstream-tools inside the kernel source tree,
i.e. inside ${S}

Reported-by: Radoslav Pesek <radoslav.pesek@microstep-mis.com>
Signed-off-by: Denys Dmytriyenko <denys@konsulko.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-11 14:44:47 -05:00
LCPD Automation Script
a735f8bb1e linux-ti-staging: CI/CD Auto-Merger: cicd.2022.09.08.19:06:01
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-08 19:07:04 -05:00
LCPD Automation Script
36bbfc920b linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.09.08.19:06:01
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-08 19:07:04 -05:00
LCPD Automation Script
5caa0af1f0 u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.09.08.19:06:01
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-08 19:07:04 -05:00
LCPD Automation Script
adef13a9af ti-linux-fw: CI/CD Auto-Merger: cicd.2022.09.08.19:06:01
Updated the value(s) for:
  K3_IMAGE_GEN_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-08 19:07:04 -05:00
Andrew Davis
e625b874b1 conf: machine: am64xx: Move multi-config targets into base SoC include
The supported device types depends on the SoC, not on any specific
board or EVM. Any board can be populated with any of the 3 supported
AM64x types. Move these into the AM64x common include.

Signed-off-by: Andrew Davis <afd@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-08 07:35:17 -05:00
Andrew Davis
0dcd351432 conf: machine: am64xx-evm: Switch to SR2.0 HS-FS build by default
AM64x devices will only be available as SR2.0 HS-FS. Set this as the
default type provided by the SDK. To allow SR2.0 HS-SE to continue to
boot, like we did with GP, we add an extra machine to build SR2.0 HS-SE
SYSFW. To use on SR2.0 HS-SE boards simply switch out the SYSFW image:

$ cd /mnt/sd-card/boot
$ mv tiboot3-am64x_sr2-hs-evm.bin tiboot3.bin

Signed-off-by: Andrew Davis <afd@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-08 07:35:17 -05:00
LCPD Automation Script
c7fd69cade linux-ti-staging: CI/CD Auto-Merger: cicd.2022.09.07.19:06:00
Updated the value(s) for:
  PV
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-07 19:07:13 -05:00
LCPD Automation Script
8d18808218 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.09.07.19:06:00
Updated the value(s) for:
  PV
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-07 19:07:13 -05:00
LCPD Automation Script
ee3f875639 u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.09.07.19:06:00
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-07 19:07:13 -05:00
LCPD Automation Script
60ed69db1c ti-linux-fw: CI/CD Auto-Merger: cicd.2022.09.07.19:06:00
Updated the value(s) for:
  K3_IMAGE_GEN_SRCREV
  TI_LINUX_FW_SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-09-07 19:07:13 -05:00
Rahul T R
ee59955b32 cadence-mhdp-fw: Add dependency for j721s2
cdns mhdp bridge is present in j721s2 soc.
Add the dependency for the same

Signed-off-by: Rahul T R <r-ravikumar@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-07 09:58:55 -05:00
Randolph Sapp
a765bbc359 ti-sci-fw: Use d.getVar() in DEPENDS expression
Switch the DEPENDS_append expression to use d.getVar() instead of the
usual variable expansion to prevent the inline Python command from
becoming mangled.

Signed-off-by: Randolph Sapp <rs@ti.com>
Acked-by: Andrew Davis <afd@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-07 09:58:14 -05:00
Andrew Davis
27641e1f2d optee-os: Lower log level for AM62x
During resume from low power mode suspend OP-TEE prints some messages
on the UART. It seems this UART is not powered at this point in the
sequence breaking suspend/resume. We should track down the exact
prints and quiet them. Until we get that fix upstream, lets lower
the log level for this platform to unblock the LPM work.

Signed-off-by: Andrew Davis <afd@ti.com>
Acked-by: Anand Gadiyar <gadiyar@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-07 09:57:34 -05:00
Andrew Davis
6e51469519 optee-os: Upgrade to upstream 3.18.0
Update to the latest upstream master which is 3.18.0.

Signed-off-by: Andrew Davis <afd@ti.com>
Reviewed-by: Praneeth Bajjuri <praneeth@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-07 09:57:34 -05:00
Randolph Sapp
01a25a1e86 all: Fix new git://git.ti.com URLs
The regex originally to correct all URLs that were still using the old
git protocol didn't have a check in place to see if the URL was already
using the correct protocol.

This just fixes the two affected URLs.

Signed-off-by: Randolph Sapp <rs@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
2022-09-07 09:56:44 -05:00
LCPD Automation Script
7fb2e60817 linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.08.31.19:06:01
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-08-31 19:07:31 -05:00
LCPD Automation Script
420705814a linux-ti-staging-rt: RC Auto-Merger: 08.04.01.003
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-08-31 15:04:28 -05:00
LCPD Automation Script
4b32dc6e7a linux-ti-staging: CI/CD Auto-Merger: cicd.2022.08.31.13:01:22
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-08-31 13:02:11 -05:00
LCPD Automation Script
329c1ba5cc linux-ti-staging-rt: CI/CD Auto-Merger: cicd.2022.08.31.13:01:22
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-08-31 13:02:11 -05:00
LCPD Automation Script
eeaeeac6e9 u-boot-ti-staging: CI/CD Auto-Merger: cicd.2022.08.31.13:01:22
Updated the value(s) for:
  SRCREV

Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
2022-08-31 13:02:11 -05:00
29 changed files with 534 additions and 67 deletions

View File

@@ -1,14 +0,0 @@
#@TYPE: Machine
#@NAME: AM64xx HS-SE EVM (R5F)
#@DESCRIPTION: Machine configuration for the TI AM64xx HS-SE EVM (R5F core)
# Booting HS-SE requires different SYSFW, the rest is handled at runtime
require conf/machine/include/k3r5.inc
SOC_FAMILY_append = ":k3r5-hs-se"
SYSFW_SOC = "am64x"
SYSFW_CONFIG = "evm"
SYSFW_SUFFIX = "hs"
UBOOT_MACHINE = "am64x_evm_r5_defconfig"

View File

@@ -0,0 +1,14 @@
#@TYPE: Machine
#@NAME: AM64xx SR2.0 HS-FS EVM (R5F)
#@DESCRIPTION: Machine configuration for the TI AM64xx SR2.0 HS-FS EVM (R5F core)
# Booting SR2.0 HS-FS requires different SYSFW, the rest is handled at runtime
require conf/machine/include/k3r5.inc
SOC_FAMILY_append = ":k3r5-sr2-hs-fs"
SYSFW_SOC = "am64x_sr2"
SYSFW_CONFIG = "evm"
SYSFW_SUFFIX = "hs-fs"
UBOOT_MACHINE = "am64x_evm_r5_defconfig"

View File

@@ -0,0 +1,20 @@
#@TYPE: Machine
#@NAME: AM64xx SR2.0 HS-SE EVM (R5F)
#@DESCRIPTION: Machine configuration for the TI AM64xx SR2.0 HS-SE EVM (R5F core)
# Booting SR2.0 HS-SE requires different SYSFW, the rest is handled at runtime
require conf/machine/include/k3r5.inc
SOC_FAMILY_append = ":k3r5-sr2-hs-se"
SYSFW_SOC = "am64x_sr2"
SYSFW_CONFIG = "evm"
SYSFW_SUFFIX = "hs"
SYSFW_TIBOOT3_SYMLINK = ""
UBOOT_MACHINE = "am64x_evm_r5_defconfig"
SPL_BINARY = ""
UBOOT_BINARY = "u-boot-spl.${UBOOT_SUFFIX}"
UBOOT_IMAGE = "u-boot-r5spl-sr2-hs-se-${MAINMACHINE}-${PV}-${PR}.${UBOOT_SUFFIX}"
UBOOT_SYMLINK = "u-boot-r5spl-sr2-hs-se.${UBOOT_SUFFIX}"

View File

@@ -5,9 +5,3 @@
require conf/machine/include/am64xx.inc
UBOOT_MACHINE = "am64x_evm_a53_defconfig"
# Since default tiboot3.bin on AM64x is for HS-SE, add a version for GP
BBMULTICONFIG += "k3r5-gp"
IMAGE_BOOT_FILES += " tiboot3-am64x-gp-evm.bin"
do_image_wic[mcdepends] += "mc::k3r5-gp:ti-sci-fw:do_deploy"
do_image_tar[mcdepends] += "mc::k3r5-gp:ti-sci-fw:do_deploy"

View File

@@ -14,9 +14,22 @@ KERNEL_DEVICETREE = " \
ti/k3-am642-evm-nand.dtbo \
"
BBMULTICONFIG = "k3r5-hs-se"
do_image_wic[mcdepends] = "mc::k3r5-hs-se:ti-sci-fw:do_deploy"
do_image_tar[mcdepends] = "mc::k3r5-hs-se:ti-sci-fw:do_deploy"
# Default tiboot3.bin on AM64x is for SR2.0 HS-FS
BBMULTICONFIG = "k3r5-sr2-hs-fs"
do_image_wic[mcdepends] = "mc::k3r5-sr2-hs-fs:ti-sci-fw:do_deploy"
do_image_tar[mcdepends] = "mc::k3r5-sr2-hs-fs:ti-sci-fw:do_deploy"
# Since default tiboot3.bin on AM64x is for SR2.0 HS-FS, add a version for GP
BBMULTICONFIG += "k3r5-gp"
IMAGE_BOOT_FILES += " tiboot3-am64x-gp-evm.bin"
do_image_wic[mcdepends] += "mc::k3r5-gp:ti-sci-fw:do_deploy"
do_image_tar[mcdepends] += "mc::k3r5-gp:ti-sci-fw:do_deploy"
# Since default tiboot3.bin on AM64x is for SR2.0 HS-FS, add a version for SR2.0 HS-SE
BBMULTICONFIG += "k3r5-sr2-hs-se"
IMAGE_BOOT_FILES += " tiboot3-am64x_sr2-hs-evm.bin"
do_image_wic[mcdepends] += "mc::k3r5-sr2-hs-se:ti-sci-fw:do_deploy"
do_image_tar[mcdepends] += "mc::k3r5-sr2-hs-se:ti-sci-fw:do_deploy"
TFA_BOARD = "lite"
OPTEEMACHINE = "k3-am64x"

View File

@@ -6,9 +6,10 @@ require conf/machine/include/j7.inc
MACHINE_FEATURES += "gpu"
SERIAL_CONSOLES = "115200;ttyS10"
SERIAL_CONSOLES = "115200;ttyS2"
SERIAL_CONSOLES_CHECK = "${SERIAL_CONSOLES}"
TFA_K3_USART = "0x8"
OPTEEMACHINE = "k3-j784s4"
OPTEE_K3_USART = "0x8"
KERNEL_DEVICETREE = " \

View File

@@ -0,0 +1,11 @@
#@TYPE: Machine
#@NAME: J784S4 EVM (R5F)
#@DESCRIPTION: Machine configuration for the TI J784S4 EVM (R5F core)
require conf/machine/include/k3r5.inc
SYSFW_SOC = "j784s4"
SYSFW_CONFIG = "evm"
SYSFW_SUFFIX = "gp"
UBOOT_MACHINE = "j784s4_evm_r5_defconfig"

View File

@@ -0,0 +1,25 @@
#@TYPE: Machine
#@NAME: J784S4 EVM
#@DESCRIPTION: Machine configuration for the TI J784S4 EVM
require conf/machine/include/j7.inc
MACHINE_FEATURES += "gpu"
SERIAL_CONSOLES = "115200;ttyS2"
SERIAL_CONSOLES_CHECK = "${SERIAL_CONSOLES}"
TFA_K3_USART = "0x8"
OPTEEMACHINE = "k3-j784s4"
OPTEE_K3_USART = "0x8"
KERNEL_DEVICETREE = " \
ti/k3-j784s4-evm.dtb \
"
UBOOT_MACHINE = "j784s4_evm_a72_defconfig"
do_image_wic[mcdepends] = "mc::k3r5:ti-sci-fw:do_deploy"
do_image_tar[mcdepends] = "mc::k3r5:ti-sci-fw:do_deploy"
TFA_BOARD = "j784s4"

View File

@@ -0,0 +1,11 @@
#@TYPE: Machine
#@NAME: J784S4 HS EVM (R5F)
#@DESCRIPTION: Machine configuration for the TI J784S4 HS EVM (R5F core)
require conf/machine/include/k3r5.inc
SYSFW_SOC = "j784s4"
SYSFW_CONFIG = "evm"
SYSFW_SUFFIX = "hs"
UBOOT_MACHINE = "j784s4_evm_r5_defconfig"

View File

@@ -0,0 +1,11 @@
#@TYPE: Machine
#@NAME: J784S4 HS EVM
#@DESCRIPTION: Machine configuration for the TI J784S4 HS EVM
require conf/machine/j784s4-evm.conf
UBOOT_MACHINE = "j784s4_evm_a72_defconfig"
SPL_BINARY = "tispl.bin_HS"
UBOOT_BINARY = "u-boot.img_HS"
UBOOT_SYMLINK = "u-boot.img"

View File

@@ -0,0 +1,3 @@
require k3r5-sr2.conf
MACHINE_append = "-hs-fs"

View File

@@ -1,3 +1,3 @@
require k3r5.conf
require k3r5-sr2.conf
MACHINE_append = "-hs-se"

View File

@@ -10,7 +10,7 @@ PR = "${INC_PR}.0"
CLEANBROKEN = "1"
COMPATIBLE_MACHINE = "j7-evm|j7-hs-evm"
COMPATIBLE_MACHINE = "j7-evm|j7-hs-evm|j721s2-evm|j721s2-hs-evm|j784s4-evm|j784s4-hs-evm"
PACKAGE_ARCH = "${MACHINE_ARCH}"

View File

@@ -13,16 +13,14 @@ PR = "${INC_PR}.1"
CLEANBROKEN = "1"
COMPATIBLE_MACHINE = "j721s2-evm|j721s2-hs-evm"
COMPATIBLE_MACHINE = "j721s2-evm|j721s2-hs-evm|j784s4-evm|j784s4-hs-evm"
PACKAGE_ARCH = "${MACHINE_ARCH}"
S = "${WORKDIR}/git"
TARGET_WAVE521C = "wave521c_codec_fw.bin"
SOURCE_WAVE521C = "wave521c_codec_fw.bin"
SOURCE_WAVE521C_j721s2-evm = "wave521c_j721s2_codec_fw.bin"
SOURCE_WAVE521C_j721s2-hs-evm = "wave521c_j721s2_codec_fw.bin"
SOURCE_WAVE521C = "wave521c_k3_codec_fw.bin"
ALTERNATIVE_LINK_NAME[wave521c_codec_fw.bin] = "${base_libdir}/firmware/${TARGET_WAVE521C}"
ALTERNATIVE_TARGET[wave521c_codec_fw.bin] = "${base_libdir}/firmware/cnm/${TARGET_WAVE521C}"

View File

@@ -11,7 +11,7 @@ MACHINE_KERNEL_PR_append = "b"
PR = "${MACHINE_KERNEL_PR}"
PACKAGE_ARCH = "${MACHINE_ARCH}"
COMPATIBLE_MACHINE = "j7-evm|j7-hs-evm|j721s2-evm|j721s2-hs-evm|am62xx"
COMPATIBLE_MACHINE = "j7-evm|j7-hs-evm|j721s2-evm|j721s2-hs-evm|j784s4-evm|j784s4-hs-evm|am62xx"
DEPENDS = "virtual/kernel"
@@ -20,28 +20,25 @@ PROVIDES = "virtual/gpudriver"
BRANCH = "linuxws/dunfell/k5.10/${PV}_unified_fw_pagesize"
SRC_URI = " \
git://git.ti.com/git/graphics/ti-img-rogue-driver.git;branch=${BRANCH} \
git://git.ti.com/git/graphics/ti-img-rogue-driver.git;protocol=https;branch=${BRANCH} \
file://0001-compiler-support-OpenEmbedded-nodistro-internal-aarc.patch \
"
S = "${WORKDIR}/git"
SRCREV = "6d3d62a15ceb85b719c35f34c6c9e35f556b406b"
SRCREV = "c901804e8221d477983a6f7224a9cdc6e832f050"
TARGET_PRODUCT_j7-evm = "j721e_linux"
TARGET_PRODUCT_j7-hs-evm = "j721e_linux"
TARGET_PRODUCT_j721s2-evm = "j721s2_linux"
TARGET_PRODUCT_j721s2-hs-evm = "j721s2_linux"
TARGET_PRODUCT_j784s4-evm = "j784s4_linux"
TARGET_PRODUCT_j784s4-hs-evm = "j784s4_linux"
TARGET_PRODUCT_am62xx = "am62_linux"
TARGET_BVNC_j7-evm = "22.104.208.318"
TARGET_BVNC_j7-hs-evm = "22.104.208.318"
TARGET_BVNC_j721s2-evm = "36.53.104.796"
TARGET_BVNC_j721s2-hs-evm = "36.53.104.796"
TARGET_BVNC_am62xx = "33.15.11.3"
PVR_BUILD = "release"
PVR_WS = "wayland"
EXTRA_OEMAKE += 'KERNELDIR="${STAGING_KERNEL_DIR}" RGX_BVNC=${TARGET_BVNC} BUILD=${PVR_BUILD} PVR_BUILD_DIR=${TARGET_PRODUCT} WINDOW_SYSTEM=${PVR_WS}'
EXTRA_OEMAKE += 'KERNELDIR="${STAGING_KERNEL_DIR}" BUILD=${PVR_BUILD} PVR_BUILD_DIR=${TARGET_PRODUCT} WINDOW_SYSTEM=${PVR_WS}'
do_install() {
make -C ${STAGING_KERNEL_DIR} M=${B}/binary_${TARGET_PRODUCT}_${PVR_WS}_${PVR_BUILD}/target_aarch64/kbuild INSTALL_MOD_PATH=${D}${root_prefix} PREFIX=${STAGING_DIR_HOST} modules_install

View File

@@ -20,12 +20,12 @@ IMG_DEC_FW_VERSION = "1.0"
CNM_WAVE521_FW_VERSION = "1.0.00"
TIFS_LPM_STUB_FW_VERSION = "08.03.02"
TI_LINUX_FW_SRCREV ?= "3ca7653a40f126b2ca8b0fdc29f0332f95cd135b"
TI_LINUX_FW_SRCREV ?= "17cc30de6c1ce7ab6010f2391986241f3bffd8cb"
SRCREV = "${TI_LINUX_FW_SRCREV}"
BRANCH ?= "ti-linux-firmware"
K3_IMAGE_GEN_SRCREV ?= "211b77351e7783e5d4d995605c13400f0ddd15c8"
K3_IMAGE_GEN_SRCREV ?= "fe663d31c4884f1d7aeb4a79dd262bda819c5737"
SRCREV_imggen = "${K3_IMAGE_GEN_SRCREV}"
SRCREV_FORMAT = "imggen"

View File

@@ -9,7 +9,7 @@ DEPENDS_remove_am65xx-hs-evm-k3r5-sr2 = " virtual/bootloader"
DEPENDS_remove_j7-evm-k3r5 = " virtual/bootloader"
DEPENDS_remove_j7-hs-evm-k3r5 = " virtual/bootloader"
DEPENDS_remove_j7-hs-evm-k3r5-sr1-1 = " virtual/bootloader"
DEPENDS_append = " ${@ '' if '${TI_SECURE_DEV_PKG_K3}' else 'ti-k3-secdev-native' }"
DEPENDS_append = " ${@ '' if d.getVar('TI_SECURE_DEV_PKG_K3') else 'ti-k3-secdev-native' }"
CLEANBROKEN = "1"
PR = "${INC_PR}.2"
@@ -20,7 +20,7 @@ COMPATIBLE_MACHINE_aarch64 = "null"
PACKAGE_ARCH = "${MACHINE_ARCH}"
TI_SECURE_DEV_PKG = "${@ '${TI_SECURE_DEV_PKG_K3}' or '${TI_K3_SECDEV_INSTALL_DIR}' }"
TI_SECURE_DEV_PKG = "${@ d.getVar('TI_SECURE_DEV_PKG_K3') or '${TI_K3_SECDEV_INSTALL_DIR}' }"
export TI_SECURE_DEV_PKG
SYSFW_SOC ?= "unknown"
@@ -35,6 +35,8 @@ SYSFW_PREFIX_j7200-evm-k3r5 = "fs"
SYSFW_PREFIX_j7200-hs-evm-k3r5 = "fs"
SYSFW_PREFIX_j721s2-evm-k3r5 = "fs"
SYSFW_PREFIX_j721s2-hs-evm-k3r5 = "fs"
SYSFW_PREFIX_j784s4-evm-k3r5 = "fs"
SYSFW_PREFIX_j784s4-hs-evm-k3r5 = "fs"
SYSFW_PREFIX_am62xx-evm-k3r5 = "fs"
SYSFW_PREFIX_am62xx-lp-evm-k3r5 = "fs"

View File

@@ -1,6 +1,6 @@
PV_k3 = "2.6"
LIC_FILES_CHKSUM_k3 = "file://license.rst;md5=1dd070c98a281d18d9eefd938729b031"
SRCREV_tfa_k3 = "35f4c7295bafeb32c8bcbdfb6a3f2e74a57e732b"
SRCREV_tfa_k3 = "1309c6c805190bd376c0561597653f3f8ecd0f58"
COMPATIBLE_MACHINE_k3 = "k3"
TFA_BUILD_TARGET_k3 = "all"
TFA_INSTALL_TARGET_k3 = "bl31"
@@ -42,3 +42,7 @@ do_compile_append_j7200-hs-evm() {
do_compile_append_j721s2-hs-evm() {
tfa_sign_k3hs
}
do_compile_append_j784s4-hs-evm() {
tfa_sign_k3hs
}

View File

@@ -6,4 +6,4 @@ PR = "r33"
BRANCH = "ti-u-boot-2021.01"
SRCREV = "36df36f85cf6efcd51a2031a23934de4ed908ad8"
SRCREV = "3983bffabc137c885ab557ac3d1923e29d252fac"

View File

@@ -12,7 +12,7 @@ PE = "1"
# TI PSP v1.46_OMAPPSP_03.00.01.06 (Tag is one commit different)
SRCREV_pn-${PN} = "fc6d5be15c703d21aef0ae0b8c02177721f0445f"
SRC_URI = "git://git.ti.com/git/git/arago-project-org/x-load-omap3.git;protocol=https"
SRC_URI = "git://git.ti.com/git/arago-project-org/x-load-omap3.git;protocol=https"
S = "${WORKDIR}/git"

View File

@@ -8,19 +8,21 @@ inherit features_check
REQUIRED_MACHINE_FEATURES = "gpu"
PACKAGE_ARCH = "${MACHINE_ARCH}"
COMPATIBLE_MACHINE = "j7-evm|j7-hs-evm|j721s2-evm|j721s2-hs-evm|am62xx"
COMPATIBLE_MACHINE = "j7-evm|j7-hs-evm|j721s2-evm|j721s2-hs-evm|j784s4-evm|j784s4-hs-evm|am62xx"
PR = "r2"
BRANCH = "linuxws/dunfell/k5.10/${PV}_unified_fw_pagesize"
SRC_URI = "git://git.ti.com/git/graphics/ti-img-rogue-umlibs.git;protocol=https;branch=${BRANCH}"
SRCREV = "fba0c770b712640ab3761dbe8369d43f89f616ed"
SRCREV = "5977e82b96028f783d39c7219f016c1faf8dc5f5"
TARGET_PRODUCT_j7-evm = "j721e_linux"
TARGET_PRODUCT_j7-hs-evm = "j721e_linux"
TARGET_PRODUCT_j721s2-evm = "j721s2_linux"
TARGET_PRODUCT_j721s2-hs-evm = "j721s2_linux"
TARGET_PRODUCT_j784s4-evm = "j784s4_linux"
TARGET_PRODUCT_j784s4-hs-evm = "j784s4_linux"
TARGET_PRODUCT_am62xx = "am62_linux"
PVR_BUILD ?= "release"
PVR_WS = "wayland"

View File

@@ -40,6 +40,10 @@ RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_am64xx = " prueth-fw-am65x-sr2"
# Add run-time dependency for Cadence MHDP firmware to the rootfs
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j7-evm = " cadence-mhdp-fw"
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j7-hs-evm = " cadence-mhdp-fw"
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j721s2-evm = " cadence-mhdp-fw"
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j721s2-hs-evm = " cadence-mhdp-fw"
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j784s4-evm = " cadence-mhdp-fw"
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j784s4-hs-evm = " cadence-mhdp-fw"
# Add run-time dependency for Video Decoding firmware to the rootfs
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j7 = " vxd-dec-fw"
@@ -47,6 +51,8 @@ RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j7 = " vxd-dec-fw"
# Add run-time dependency for Chips&Media Wave521 firmware to the rootfs
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j721s2-evm = " cnm-wave-fw"
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j721s2-hs-evm = " cnm-wave-fw"
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j784s4-evm = " cnm-wave-fw"
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_j784s4-hs-evm = " cnm-wave-fw"
# Add run-time dependency for TIFS Low Power Module stub
RDEPENDS_${KERNEL_PACKAGE_NAME}-base_append_am62xx-evm = " tifs-lpm-stub"

View File

@@ -5,7 +5,7 @@ LIC_FILES_CHKSUM = "file://COPYING;md5=6bc538ed5bd9a7fc9398086aedcd7e46"
inherit kernel
DEFCONFIG_BUILDER = "${WORKDIR}/ti-upstream-tools/config/defconfig_builder.sh"
DEFCONFIG_BUILDER = "${S}/ti-upstream-tools/config/defconfig_builder.sh"
require recipes-kernel/linux/setup-defconfig.inc
require recipes-kernel/linux/kernel-rdepends.inc
require recipes-kernel/linux/ti-kernel.inc
@@ -32,7 +32,7 @@ KERNEL_GIT_URI = "git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.g
KERNEL_GIT_PROTOCOL = "https"
SRC_URI += " \
${KERNEL_GIT_URI};protocol=${KERNEL_GIT_PROTOCOL};branch=${BRANCH};name=linux \
git://git.ti.com/git/ti-linux-kernel/ti-upstream-tools.git;branch=${TOOLS_BRANCH};protocol=${KERNEL_GIT_PROTOCOL};name=ti-upstream-tools;destsuffix=ti-upstream-tools \
git://git.ti.com/git/ti-linux-kernel/ti-upstream-tools.git;branch=${TOOLS_BRANCH};protocol=${KERNEL_GIT_PROTOCOL};name=ti-upstream-tools;destsuffix=git/ti-upstream-tools \
file://defconfig \
"
@@ -43,7 +43,7 @@ KERNEL_DEVICETREE = ""
kernel_do_compile_append() {
oe_runmake dtbs CC="${KERNEL_CC} $cc_extra " LD="${KERNEL_LD}" ${KERNEL_EXTRA_ARGS}
oe_runmake -C ${WORKDIR}/ti-upstream-tools LINUX=${S} DTC=${B}/scripts/dtc/dtc O=${B} CC="${KERNEL_CC} $cc_extra " LD="${KERNEL_LD}" ${KERNEL_EXTRA_ARGS}
oe_runmake -C ${S}/ti-upstream-tools LINUX=${S} DTC=${B}/scripts/dtc/dtc O=${B} CC="${KERNEL_CC} $cc_extra " LD="${KERNEL_LD}" ${KERNEL_EXTRA_ARGS}
}
do_install_append() {

View File

@@ -6,5 +6,5 @@ FILESEXTRAPATHS_prepend := "${THISDIR}/${PN}-5.10:"
BRANCH = "ti-rt-linux-5.10.y"
SRCREV = "c40ea4ad4faa2ed1ab94eb7fc9e588b19725090f"
PV = "5.10.131+git${SRCPV}"
SRCREV = "29dbc132ebfcdca4022663d80dbc6e7162c53ce5"
PV = "5.10.153+git${SRCPV}"

View File

@@ -25,8 +25,8 @@ S = "${WORKDIR}/git"
BRANCH = "ti-linux-5.10.y"
SRCREV = "714852c2ed5a90c150ded405885b70bd40d394d0"
PV = "5.10.131+git${SRCPV}"
SRCREV = "3eee621d164a02048ba26ca1342cba9c8d913d46"
PV = "5.10.153+git${SRCPV}"
# Append to the MACHINE_KERNEL_PR so that a new SRCREV will cause a rebuild
MACHINE_KERNEL_PR_append = "b"

View File

@@ -1,16 +1,11 @@
PV_ti-soc = "3.17.0+git${SRCPV}"
SRCREV_ti-soc = "15a746d28d10df3d79d72bc9fe4a5a654b88bcca"
PV_ti-soc = "3.19.0+git${SRCPV}"
SRCREV_ti-soc = "d6c5d0037b46f46caf71d67d7825d4b722cbcddf"
SRC_URI_ti-soc = "git://github.com/OP-TEE/optee_os.git;protocol=https"
DEPENDS_append_ti-soc = " python3-cryptography-native"
EXTRA_OEMAKE_append_k3 = "${@ 'CFG_CONSOLE_UART='+ d.getVar('OPTEE_K3_USART') if d.getVar('OPTEE_K3_USART') else ''}"
EXTRA_OEMAKE_append_am62xx-evm = " CFG_WITH_SOFTWARE_PRNG=y"
EXTRA_OEMAKE_append_am62xx-lp-evm = " CFG_WITH_SOFTWARE_PRNG=y"
EXTRA_OEMAKE_append_j721s2-evm = " CFG_WITH_SOFTWARE_PRNG=y"
EXTRA_OEMAKE_append_j721s2-hs-evm = " CFG_WITH_SOFTWARE_PRNG=y"
do_compile_prepend_ti-soc() {
export TI_SECURE_DEV_PKG=${TI_SECURE_DEV_PKG}
}
@@ -83,6 +78,10 @@ do_compile_append_j721s2-hs-evm() {
optee_sign_k3hs
}
do_compile_append_j784s4-hs-evm() {
optee_sign_k3hs
}
do_install_append_ti-soc() {
install -m 644 ${B}/*.optee ${D}${nonarch_base_libdir}/firmware/ || true
install -m 644 ${B}/bl32.bin ${D}${nonarch_base_libdir}/firmware/ || true

View File

@@ -7,10 +7,10 @@ PROTOCOL = "https"
BRANCH = "master"
SRC_URI = "git://git.ti.com/git/rpmsg/ti-rpmsg-char.git;protocol=${PROTOCOL};branch=${BRANCH};"
# Initial 0.4.1 release
SRCREV = "355d2b0bcde5eb5c895a270d1835102d2bc39fbd"
# Initial 0.5.1 release
SRCREV = "adb964ee72f99545e2ad55c50cfd14015a7d837e"
PV = "0.4.1+git${SRCPV}"
PV = "0.5.1+git${SRCPV}"
S = "${WORKDIR}/git"

View File

@@ -4,12 +4,14 @@ SECTION = "devel"
LICENSE = "BSD-3-Clause"
LIC_FILES_CHKSUM = "file://manifest/k3-secdev-0.2-manifest.html;md5=f632a78870cc64550078d7b3cbac0892"
require recipes-ti/includes/ti-paths.inc
# Native host tool only
COMPATIBLE_MACHINE = "null"
COMPATIBLE_MACHINE_class-native = "(.*)"
COMPATIBLE_MACHINE_class-nativesdk = "(.*)"
GIT_URI = "git://git.ti.com/git/git/security-development-tools/core-secdev-k3.git"
GIT_URI = "git://git.ti.com/git/security-development-tools/core-secdev-k3.git"
GIT_PROTOCOL = "https"
GIT_BRANCH = "master"
GIT_SRCREV = "eb2c4d734487e5095b94cef3fd7213ee71d9e016"

View File

@@ -14,10 +14,13 @@ inherit update-alternatives
PLAT_SFX = ""
PLAT_SFX_j7 = "j721e"
PLAT_SFX_j7-hs-evm = "j721e"
PLAT_SFX_j7200-evm = "j7200"
PLAT_SFX_j7200-hs-evm = "j7200"
PLAT_SFX_j721s2-evm = "j721s2"
PLAT_SFX_j721s2-hs-evm = "j721s2"
PLAT_SFX_j784s4-evm = "j784s4"
PLAT_SFX_j784s4-hs-evm = "j784s4"
PLAT_SFX_am65xx = "am65xx"
PLAT_SFX_am64xx = "am64xx"
PLAT_SFX_am62xx = "am62xx"
@@ -31,7 +34,7 @@ PV = "${CORESDK_RTOS_VERSION}"
CLEANBROKEN = "1"
PR = "${INC_PR}.0"
# Secure Build
# Secure Build
DEPENDS += "openssl-native"
FILES_${PN} += "${base_libdir}"
@@ -57,6 +60,28 @@ do_install_prepend_j7-hs-evm() {
mv ${DM_FIRMWARE} ${DM_FIRMWARE}.unsigned; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ${DM_FIRMWARE}.unsigned ${DM_FIRMWARE}; \
)
(
cd ${RTOS_IPC_FW_DIR}; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu2_0_release_strip.xer5f \
ipc_echo_test_mcu2_0_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu2_1_release_strip.xer5f \
ipc_echo_test_mcu2_1_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu3_0_release_strip.xer5f \
ipc_echo_test_mcu3_0_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu3_1_release_strip.xer5f \
ipc_echo_test_mcu3_1_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_c66xdsp_1_release_strip.xe66 \
ipc_echo_test_c66xdsp_1_release_strip.xe66.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_c66xdsp_2_release_strip.xe66 \
ipc_echo_test_c66xdsp_2_release_strip.xe66.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_c7x_1_release_strip.xe71 \
ipc_echo_test_c7x_1_release_strip.xe71.signed; \
)
(
cd ${RTOS_ETH_FW_DIR}; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh app_remoteswitchcfg_server_strip.xer5f \
app_remoteswitchcfg_server_strip.xer5f.signed;
)
}
# J7 HS support
@@ -66,6 +91,18 @@ do_install_prepend_j7200-hs-evm() {
mv ${DM_FIRMWARE} ${DM_FIRMWARE}.unsigned; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ${DM_FIRMWARE}.unsigned ${DM_FIRMWARE}; \
)
(
cd ${RTOS_IPC_FW_DIR}; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu2_0_release_strip.xer5f \
ipc_echo_test_mcu2_0_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu2_1_release_strip.xer5f \
ipc_echo_test_mcu2_1_release_strip.xer5f.signed; \
)
(
cd ${RTOS_ETH_FW_DIR}; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh app_remoteswitchcfg_server_strip.xer5f \
app_remoteswitchcfg_server_strip.xer5f.signed;
)
}
# J7 HS support
@@ -75,6 +112,53 @@ do_install_prepend_j721s2-hs-evm() {
mv ${DM_FIRMWARE} ${DM_FIRMWARE}.unsigned; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ${DM_FIRMWARE}.unsigned ${DM_FIRMWARE}; \
)
(
cd ${RTOS_IPC_FW_DIR}; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu2_0_release_strip.xer5f \
ipc_echo_test_mcu2_0_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu2_1_release_strip.xer5f \
ipc_echo_test_mcu2_1_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu3_0_release_strip.xer5f \
ipc_echo_test_mcu3_0_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu3_1_release_strip.xer5f \
ipc_echo_test_mcu3_1_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_c7x_1_release_strip.xe71 \
ipc_echo_test_c7x_1_release_strip.xe71.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_c7x_2_release_strip.xe71 \
ipc_echo_test_c7x_2_release_strip.xe71.signed; \
)
}
# J784S4 support
do_install_prepend_j784s4-hs-evm() {
export TI_SECURE_DEV_PKG=${TI_SECURE_DEV_PKG}
( cd ${RTOS_DM_FW_DIR}; \
mv ${DM_FIRMWARE} ${DM_FIRMWARE}.unsigned; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ${DM_FIRMWARE}.unsigned ${DM_FIRMWARE}; \
)
(
cd ${RTOS_IPC_FW_DIR}; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu2_0_release_strip.xer5f \
ipc_echo_test_mcu2_0_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu2_1_release_strip.xer5f \
ipc_echo_test_mcu2_1_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu3_0_release_strip.xer5f \
ipc_echo_test_mcu3_0_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu3_1_release_strip.xer5f \
ipc_echo_test_mcu3_1_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu4_0_release_strip.xer5f \
ipc_echo_test_mcu4_0_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_mcu4_1_release_strip.xer5f \
ipc_echo_test_mcu4_1_release_strip.xer5f.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_c7x_1_release_strip.xe71 \
ipc_echo_test_c7x_1_release_strip.xe71.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_c7x_2_release_strip.xe71 \
ipc_echo_test_c7x_2_release_strip.xe71.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_c7x_3_release_strip.xe71 \
ipc_echo_test_c7x_3_release_strip.xe71.signed; \
${TI_SECURE_DEV_PKG}/scripts/secure-binary-image.sh ipc_echo_test_c7x_4_release_strip.xe71 \
ipc_echo_test_c7x_4_release_strip.xe71.signed; \
)
}
# Update the am64xx ipc binaries to be consistent with other platforms
@@ -117,6 +201,18 @@ do_install_j7() {
install -m 0644 ${RTOS_ETH_FW_DIR}/app_remoteswitchcfg_server_strip.xer5f ${LEGACY_ETH_FW_DIR}
}
do_install_append_j7-hs-evm() {
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_0_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_1_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu3_0_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu3_1_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c66xdsp_1_release_strip.xe66.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c66xdsp_2_release_strip.xe66.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_1_release_strip.xe71.signed ${LEGACY_IPC_FW_DIR}
# ETH firmware
install -m 0644 ${RTOS_ETH_FW_DIR}/app_remoteswitchcfg_server_strip.xer5f.signed ${LEGACY_ETH_FW_DIR}
}
do_install_j7200-evm() {
install -d ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu1_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
@@ -134,11 +230,16 @@ do_install_j7200-hs-evm() {
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu1_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_0_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
# Signed Firmwares
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_0_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_1_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
# DM Firmware
install -m 0644 ${RTOS_DM_FW_DIR}/ipc_echo_testb_mcu1_0_release_strip.xer5f ${LEGACY_DM_FW_DIR}
# ETH firmware
install -d ${LEGACY_ETH_FW_DIR}
install -m 0644 ${RTOS_ETH_FW_DIR}/app_remoteswitchcfg_server_strip.xer5f ${LEGACY_ETH_FW_DIR}
# ETH Signed firmware
install -m 0644 ${RTOS_ETH_FW_DIR}/app_remoteswitchcfg_server_strip.xer5f.signed ${LEGACY_ETH_FW_DIR}
}
do_install_j721s2-evm() {
@@ -166,6 +267,13 @@ do_install_j721s2-hs-evm() {
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu3_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_1_release_strip.xe71 ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_2_release_strip.xe71 ${LEGACY_IPC_FW_DIR}
# Signed firmware
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_0_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_1_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu3_0_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu3_1_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_1_release_strip.xe71.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_2_release_strip.xe71.signed ${LEGACY_IPC_FW_DIR}
# DM Firmware
install -m 0644 ${RTOS_DM_FW_DIR}/ipc_echo_testb_mcu1_0_release_strip.xer5f ${LEGACY_DM_FW_DIR}
# ETH firmware
@@ -173,6 +281,57 @@ do_install_j721s2-hs-evm() {
# install -m 0644 ${RTOS_ETH_FW_DIR}/app_remoteswitchcfg_server_strip.xer5f ${LEGACY_ETH_FW_DIR}
}
do_install_j784s4-hs-evm() {
install -d ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu1_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_0_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu3_0_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu3_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu4_0_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu4_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_1_release_strip.xe71 ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_2_release_strip.xe71 ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_3_release_strip.xe71 ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_4_release_strip.xe71 ${LEGACY_IPC_FW_DIR}
# Signed firmware
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_0_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_1_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu3_0_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu3_1_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu4_0_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu4_1_release_strip.xer5f.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_1_release_strip.xe71.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_2_release_strip.xe71.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_3_release_strip.xe71.signed ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_4_release_strip.xe71.signed ${LEGACY_IPC_FW_DIR}
# DM Firmware
install -m 0644 ${RTOS_DM_FW_DIR}/ipc_echo_testb_mcu1_0_release_strip.xer5f ${LEGACY_DM_FW_DIR}
# ETH firmware
install -d ${LEGACY_ETH_FW_DIR}
install -m 0644 ${RTOS_ETH_FW_DIR}/app_remoteswitchcfg_server_strip.xer5f ${LEGACY_ETH_FW_DIR}
}
do_install_j784s4-evm() {
install -d ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu1_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_0_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu2_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu3_0_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu3_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu4_0_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu4_1_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_1_release_strip.xe71 ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_2_release_strip.xe71 ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_3_release_strip.xe71 ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_c7x_4_release_strip.xe71 ${LEGACY_IPC_FW_DIR}
# DM Firmware
install -m 0644 ${RTOS_DM_FW_DIR}/ipc_echo_testb_mcu1_0_release_strip.xer5f ${LEGACY_DM_FW_DIR}
# ETH firmware
install -d ${LEGACY_ETH_FW_DIR}
install -m 0644 ${RTOS_ETH_FW_DIR}/app_remoteswitchcfg_server_strip.xer5f ${LEGACY_ETH_FW_DIR}
}
do_install_am65xx() {
install -d ${LEGACY_IPC_FW_DIR}
install -m 0644 ${RTOS_IPC_FW_DIR}/ipc_echo_test_mcu1_0_release_strip.xer5f ${LEGACY_IPC_FW_DIR}
@@ -223,6 +382,25 @@ ALTERNATIVE_${PN}_am62xx = "\
am62-main-r5f0_0-fw \
"
ALTERNATIVE_${PN}_j7-hs-evm = "\
j7-mcu-r5f0_0-fw \
j7-mcu-r5f0_1-fw \
j7-main-r5f0_0-fw \
j7-main-r5f0_1-fw \
j7-main-r5f1_0-fw \
j7-main-r5f1_1-fw \
j7-c66_0-fw \
j7-c66_1-fw \
j7-c71_0-fw\
j7-main-r5f0_0-fw-sec \
j7-main-r5f0_1-fw-sec \
j7-main-r5f1_0-fw-sec \
j7-main-r5f1_1-fw-sec \
j7-c66_0-fw-sec \
j7-c66_1-fw-sec \
j7-c71_0-fw-sec \
"
ALTERNATIVE_${PN}_j7 = "\
j7-mcu-r5f0_0-fw \
j7-mcu-r5f0_1-fw \
@@ -247,6 +425,8 @@ ALTERNATIVE_${PN}_j7200-hs-evm = "\
j7200-mcu-r5f0_1-fw \
j7200-main-r5f0_0-fw \
j7200-main-r5f0_1-fw \
j7200-main-r5f0_0-fw-sec \
j7200-main-r5f0_1-fw-sec \
"
ALTERNATIVE_${PN}_j721s2-evm = "\
@@ -269,6 +449,55 @@ ALTERNATIVE_${PN}_j721s2-hs-evm = "\
j721s2-main-r5f1_1-fw \
j721s2-c71_0-fw \
j721s2-c71_1-fw \
j721s2-main-r5f0_0-fw-sec \
j721s2-main-r5f0_1-fw-sec \
j721s2-main-r5f1_0-fw-sec \
j721s2-main-r5f1_1-fw-sec \
j721s2-c71_0-fw-sec \
j721s2-c71_1-fw-sec \
"
ALTERNATIVE_${PN}_j784s4-evm = "\
j784s4-mcu-r5f0_0-fw \
j784s4-mcu-r5f0_1-fw \
j784s4-main-r5f0_0-fw \
j784s4-main-r5f0_1-fw \
j784s4-main-r5f1_0-fw \
j784s4-main-r5f1_1-fw \
j784s4-main-r5f2_0-fw \
j784s4-main-r5f2_1-fw \
j784s4-c71_0-fw \
j784s4-c71_1-fw \
j784s4-c71_2-fw \
j784s4-c71_3-fw \
"
ALTERNATIVE_${PN}_j784s4-hs-evm = "\
j784s4-mcu-r5f0_0-fw \
j784s4-mcu-r5f0_1-fw \
j784s4-main-r5f0_0-fw \
j784s4-main-r5f0_1-fw \
j784s4-main-r5f1_0-fw \
j784s4-main-r5f1_1-fw \
j784s4-main-r5f2_0-fw \
j784s4-main-r5f2_1-fw \
j784s4-c71_0-fw \
j784s4-c71_1-fw \
j784s4-c71_2-fw \
j784s4-c71_3-fw \
"
ALTERNATIVE_${PN}_j784s4-hs-evm += "\
j784s4-main-r5f0_0-fw-sec \
j784s4-main-r5f0_1-fw-sec \
j784s4-main-r5f1_0-fw-sec \
j784s4-main-r5f1_1-fw-sec \
j784s4-main-r5f2_0-fw-sec \
j784s4-main-r5f2_1-fw-sec \
j784s4-c71_0-fw-sec \
j784s4-c71_1-fw-sec \
j784s4-c71_2-fw-sec \
j784s4-c71_3-fw-sec \
"
# Set up link names for the firmwares
@@ -295,6 +524,14 @@ TARGET_C66_0_j7 = "j7-c66_0-fw"
TARGET_C66_1_j7 = "j7-c66_1-fw"
TARGET_C7X_0_j7 = "j7-c71_0-fw"
TARGET_MAIN_R5FSS0_0_SIGNED_j7-hs-evm = "j7-main-r5f0_0-fw-sec"
TARGET_MAIN_R5FSS0_1_SIGNED_j7-hs-evm = "j7-main-r5f0_1-fw-sec"
TARGET_MAIN_R5FSS1_0_SIGNED_j7-hs-evm = "j7-main-r5f1_0-fw-sec"
TARGET_MAIN_R5FSS1_1_SIGNED_j7-hs-evm = "j7-main-r5f1_1-fw-sec"
TARGET_C66_0_SIGNED_j7-hs-evm = "j7-c66_0-fw-sec"
TARGET_C66_1_SIGNED_j7-hs-evm = "j7-c66_1-fw-sec"
TARGET_C7X_0_SIGNED_j7-hs-evm = "j7-c71_0-fw-sec"
TARGET_MCU_R5FSS0_0_j7200-evm = "j7200-mcu-r5f0_0-fw"
TARGET_MCU_R5FSS0_1_j7200-evm = "j7200-mcu-r5f0_1-fw"
TARGET_MAIN_R5FSS0_0_j7200-evm = "j7200-main-r5f0_0-fw"
@@ -305,6 +542,9 @@ TARGET_MCU_R5FSS0_1_j7200-hs-evm = "j7200-mcu-r5f0_1-fw"
TARGET_MAIN_R5FSS0_0_j7200-hs-evm = "j7200-main-r5f0_0-fw"
TARGET_MAIN_R5FSS0_1_j7200-hs-evm = "j7200-main-r5f0_1-fw"
TARGET_MAIN_R5FSS0_0_SIGNED_j7200-hs-evm = "j7200-main-r5f0_0-fw-sec"
TARGET_MAIN_R5FSS0_1_SIGNED_j7200-hs-evm = "j7200-main-r5f0_1-fw-sec"
TARGET_MCU_R5FSS0_0_j721s2-evm = "j721s2-mcu-r5f0_0-fw"
TARGET_MCU_R5FSS0_1_j721s2-evm = "j721s2-mcu-r5f0_1-fw"
TARGET_MAIN_R5FSS0_0_j721s2-evm = "j721s2-main-r5f0_0-fw"
@@ -323,6 +563,50 @@ TARGET_MAIN_R5FSS1_1_j721s2-hs-evm = "j721s2-main-r5f1_1-fw"
TARGET_C7X_0_j721s2-hs-evm = "j721s2-c71_0-fw"
TARGET_C7X_1_j721s2-hs-evm = "j721s2-c71_1-fw"
TARGET_MAIN_R5FSS0_0_SIGNED_j721s2-hs-evm = "j721s2-main-r5f0_0-fw-sec"
TARGET_MAIN_R5FSS0_1_SIGNED_j721s2-hs-evm = "j721s2-main-r5f0_1-fw-sec"
TARGET_MAIN_R5FSS1_0_SIGNED_j721s2-hs-evm = "j721s2-main-r5f1_0-fw-sec"
TARGET_MAIN_R5FSS1_1_SIGNED_j721s2-hs-evm = "j721s2-main-r5f1_1-fw-sec"
TARGET_C7X_0_SIGNED_j721s2-hs-evm = "j721s2-c71_0-fw-sec"
TARGET_C7X_1_SIGNED_j721s2-hs-evm = "j721s2-c71_1-fw-sec"
TARGET_MCU_R5FSS0_0_j784s4-evm = "j784s4-mcu-r5f0_0-fw"
TARGET_MCU_R5FSS0_1_j784s4-evm = "j784s4-mcu-r5f0_1-fw"
TARGET_MAIN_R5FSS0_0_j784s4-evm = "j784s4-main-r5f0_0-fw"
TARGET_MAIN_R5FSS0_1_j784s4-evm = "j784s4-main-r5f0_1-fw"
TARGET_MAIN_R5FSS1_0_j784s4-evm = "j784s4-main-r5f1_0-fw"
TARGET_MAIN_R5FSS1_1_j784s4-evm = "j784s4-main-r5f1_1-fw"
TARGET_MAIN_R5FSS2_0_j784s4-evm = "j784s4-main-r5f2_0-fw"
TARGET_MAIN_R5FSS2_1_j784s4-evm = "j784s4-main-r5f2_1-fw"
TARGET_C7X_0_j784s4-evm = "j784s4-c71_0-fw"
TARGET_C7X_1_j784s4-evm = "j784s4-c71_1-fw"
TARGET_C7X_2_j784s4-evm = "j784s4-c71_2-fw"
TARGET_C7X_3_j784s4-evm = "j784s4-c71_3-fw"
TARGET_MCU_R5FSS0_0_j784s4-hs-evm = "j784s4-mcu-r5f0_0-fw"
TARGET_MCU_R5FSS0_1_j784s4-hs-evm = "j784s4-mcu-r5f0_1-fw"
TARGET_MAIN_R5FSS0_0_j784s4-hs-evm = "j784s4-main-r5f0_0-fw"
TARGET_MAIN_R5FSS0_1_j784s4-hs-evm = "j784s4-main-r5f0_1-fw"
TARGET_MAIN_R5FSS1_0_j784s4-hs-evm = "j784s4-main-r5f1_0-fw"
TARGET_MAIN_R5FSS1_1_j784s4-hs-evm = "j784s4-main-r5f1_1-fw"
TARGET_MAIN_R5FSS2_0_j784s4-hs-evm = "j784s4-main-r5f2_0-fw"
TARGET_MAIN_R5FSS2_1_j784s4-hs-evm = "j784s4-main-r5f2_1-fw"
TARGET_C7X_0_j784s4-hs-evm = "j784s4-c71_0-fw"
TARGET_C7X_1_j784s4-hs-evm = "j784s4-c71_1-fw"
TARGET_C7X_2_j784s4-hs-evm = "j784s4-c71_2-fw"
TARGET_C7X_3_j784s4-hs-evm = "j784s4-c71_3-fw"
TARGET_MAIN_R5FSS0_0_SIGNED_j784s4-hs-evm = "j784s4-main-r5f0_0-fw-sec"
TARGET_MAIN_R5FSS0_1_SIGNED_j784s4-hs-evm = "j784s4-main-r5f0_1-fw-sec"
TARGET_MAIN_R5FSS1_0_SIGNED_j784s4-hs-evm = "j784s4-main-r5f1_0-fw-sec"
TARGET_MAIN_R5FSS1_1_SIGNED_j784s4-hs-evm = "j784s4-main-r5f1_1-fw-sec"
TARGET_MAIN_R5FSS2_0_SIGNED_j784s4-hs-evm = "j784s4-main-r5f2_0-fw-sec"
TARGET_MAIN_R5FSS2_1_SIGNED_j784s4-hs-evm = "j784s4-main-r5f2_1-fw-sec"
TARGET_C7X_0_SIGNED_j784s4-hs-evm = "j784s4-c71_0-fw-sec"
TARGET_C7X_1_SIGNED_j784s4-hs-evm = "j784s4-c71_1-fw-sec"
TARGET_C7X_2_SIGNED_j784s4-hs-evm = "j784s4-c71_2-fw-sec"
TARGET_C7X_3_SIGNED_j784s4-hs-evm = "j784s4-c71_3-fw-sec"
ALTERNATIVE_LINK_NAME[am65x-mcu-r5f0_0-fw] = "${base_libdir}/firmware/${TARGET_MCU_R5FSS0_0}"
ALTERNATIVE_LINK_NAME[am65x-mcu-r5f0_1-fw] = "${base_libdir}/firmware/${TARGET_MCU_R5FSS0_1}"
@@ -345,11 +629,22 @@ ALTERNATIVE_LINK_NAME[j7-c66_0-fw] = "${base_libdir}/firmware/${TARGET_C66_0}"
ALTERNATIVE_LINK_NAME[j7-c66_1-fw] = "${base_libdir}/firmware/${TARGET_C66_1}"
ALTERNATIVE_LINK_NAME[j7-c71_0-fw] = "${base_libdir}/firmware/${TARGET_C7X_0}"
ALTERNATIVE_LINK_NAME[j7-main-r5f0_0-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j7-main-r5f0_1-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_1_SIGNED}"
ALTERNATIVE_LINK_NAME[j7-main-r5f1_0-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS1_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j7-main-r5f1_1-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS1_1_SIGNED}"
ALTERNATIVE_LINK_NAME[j7-c66_0-fw-sec] = "${base_libdir}/firmware/${TARGET_C66_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j7-c66_1-fw-sec] = "${base_libdir}/firmware/${TARGET_C66_1_SIGNED}"
ALTERNATIVE_LINK_NAME[j7-c71_0-fw-sec] = "${base_libdir}/firmware/${TARGET_C7X_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j7200-mcu-r5f0_0-fw] = "${base_libdir}/firmware/${TARGET_MCU_R5FSS0_0}"
ALTERNATIVE_LINK_NAME[j7200-mcu-r5f0_1-fw] = "${base_libdir}/firmware/${TARGET_MCU_R5FSS0_1}"
ALTERNATIVE_LINK_NAME[j7200-main-r5f0_0-fw] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_0}"
ALTERNATIVE_LINK_NAME[j7200-main-r5f0_1-fw] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_1}"
ALTERNATIVE_LINK_NAME[j7200-main-r5f0_0-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j7200-main-r5f0_1-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_1_SIGNED}"
ALTERNATIVE_LINK_NAME[j721s2-mcu-r5f0_0-fw] = "${base_libdir}/firmware/${TARGET_MCU_R5FSS0_0}"
ALTERNATIVE_LINK_NAME[j721s2-mcu-r5f0_1-fw] = "${base_libdir}/firmware/${TARGET_MCU_R5FSS0_1}"
ALTERNATIVE_LINK_NAME[j721s2-main-r5f0_0-fw] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_0}"
@@ -359,6 +654,37 @@ ALTERNATIVE_LINK_NAME[j721s2-main-r5f1_1-fw] = "${base_libdir}/firmware/${TARGET
ALTERNATIVE_LINK_NAME[j721s2-c71_0-fw] = "${base_libdir}/firmware/${TARGET_C7X_0}"
ALTERNATIVE_LINK_NAME[j721s2-c71_1-fw] = "${base_libdir}/firmware/${TARGET_C7X_1}"
ALTERNATIVE_LINK_NAME[j721s2-main-r5f0_0-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j721s2-main-r5f0_1-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_1_SIGNED}"
ALTERNATIVE_LINK_NAME[j721s2-main-r5f1_0-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS1_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j721s2-main-r5f1_1-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS1_1_SIGNED}"
ALTERNATIVE_LINK_NAME[j721s2-c71_0-fw-sec] = "${base_libdir}/firmware/${TARGET_C7X_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j721s2-c71_1-fw-sec] = "${base_libdir}/firmware/${TARGET_C7X_1_SIGNED}"
ALTERNATIVE_LINK_NAME[j784s4-mcu-r5f0_0-fw] = "${base_libdir}/firmware/${TARGET_MCU_R5FSS0_0}"
ALTERNATIVE_LINK_NAME[j784s4-mcu-r5f0_1-fw] = "${base_libdir}/firmware/${TARGET_MCU_R5FSS0_1}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f0_0-fw] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_0}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f0_1-fw] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_1}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f1_0-fw] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS1_0}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f1_1-fw] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS1_1}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f2_0-fw] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS2_0}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f2_1-fw] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS2_1}"
ALTERNATIVE_LINK_NAME[j784s4-c71_0-fw] = "${base_libdir}/firmware/${TARGET_C7X_0}"
ALTERNATIVE_LINK_NAME[j784s4-c71_1-fw] = "${base_libdir}/firmware/${TARGET_C7X_1}"
ALTERNATIVE_LINK_NAME[j784s4-c71_2-fw] = "${base_libdir}/firmware/${TARGET_C7X_2}"
ALTERNATIVE_LINK_NAME[j784s4-c71_3-fw] = "${base_libdir}/firmware/${TARGET_C7X_3}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f0_0-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f0_1-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS0_1_SIGNED}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f1_0-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS1_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f1_1-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS1_1_SIGNED}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f2_0-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS2_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j784s4-main-r5f2_1-fw-sec] = "${base_libdir}/firmware/${TARGET_MAIN_R5FSS2_1_SIGNED}"
ALTERNATIVE_LINK_NAME[j784s4-c71_0-fw-sec] = "${base_libdir}/firmware/${TARGET_C7X_0_SIGNED}"
ALTERNATIVE_LINK_NAME[j784s4-c71_1-fw-sec] = "${base_libdir}/firmware/${TARGET_C7X_1_SIGNED}"
ALTERNATIVE_LINK_NAME[j784s4-c71_2-fw-sec] = "${base_libdir}/firmware/${TARGET_C7X_2_SIGNED}"
ALTERNATIVE_LINK_NAME[j784s4-c71_3-fw-sec] = "${base_libdir}/firmware/${TARGET_C7X_3_SIGNED}"
# Create the firmware alternatives
ALTERNATIVE_TARGET[am65x-mcu-r5f0_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu1_0_release_strip.xer5f"
@@ -383,11 +709,22 @@ ALTERNATIVE_TARGET[j7-c66_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test
ALTERNATIVE_TARGET[j7-c66_1-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c66xdsp_2_release_strip.xe66"
ALTERNATIVE_TARGET[j7-c71_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_1_release_strip.xe71"
ALTERNATIVE_TARGET[j7-main-r5f0_0-fw-sec] = "${base_libdir}/firmware/ethfw/app_remoteswitchcfg_server_strip.xer5f.signed"
ALTERNATIVE_TARGET[j7-main-r5f0_1-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu2_1_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j7-main-r5f1_0-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu3_0_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j7-main-r5f1_1-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu3_1_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j7-c66_0-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c66xdsp_1_release_strip.xe66.signed"
ALTERNATIVE_TARGET[j7-c66_1-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c66xdsp_2_release_strip.xe66.signed"
ALTERNATIVE_TARGET[j7-c71_0-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_1_release_strip.xe71.signed"
ALTERNATIVE_TARGET[j7200-mcu-r5f0_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_testb_mcu1_0_release_strip.xer5f"
ALTERNATIVE_TARGET[j7200-mcu-r5f0_1-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu1_1_release_strip.xer5f"
ALTERNATIVE_TARGET[j7200-main-r5f0_0-fw] = "${base_libdir}/firmware/ethfw/app_remoteswitchcfg_server_strip.xer5f"
ALTERNATIVE_TARGET[j7200-main-r5f0_1-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu2_1_release_strip.xer5f"
ALTERNATIVE_TARGET[j7200-main-r5f0_0-fw-sec] = "${base_libdir}/firmware/ethfw/app_remoteswitchcfg_server_strip.xer5f.signed"
ALTERNATIVE_TARGET[j7200-main-r5f0_1-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu2_1_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j721s2-mcu-r5f0_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_testb_mcu1_0_release_strip.xer5f"
ALTERNATIVE_TARGET[j721s2-mcu-r5f0_1-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu1_1_release_strip.xer5f"
ALTERNATIVE_TARGET[j721s2-main-r5f0_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu2_0_release_strip.xer5f"
@@ -397,6 +734,37 @@ ALTERNATIVE_TARGET[j721s2-main-r5f1_1-fw] = "${base_libdir}/firmware/pdk-ipc/ipc
ALTERNATIVE_TARGET[j721s2-c71_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_1_release_strip.xe71"
ALTERNATIVE_TARGET[j721s2-c71_1-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_2_release_strip.xe71"
ALTERNATIVE_TARGET[j721s2-main-r5f0_0-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu2_0_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j721s2-main-r5f0_1-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu2_1_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j721s2-main-r5f1_0-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu3_0_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j721s2-main-r5f1_1-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu3_1_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j721s2-c71_0-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_1_release_strip.xe71.signed"
ALTERNATIVE_TARGET[j721s2-c71_1-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_2_release_strip.xe71.signed"
ALTERNATIVE_TARGET[j784s4-mcu-r5f0_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_testb_mcu1_0_release_strip.xer5f"
ALTERNATIVE_TARGET[j784s4-mcu-r5f0_1-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu1_1_release_strip.xer5f"
ALTERNATIVE_TARGET[j784s4-main-r5f0_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu2_0_release_strip.xer5f"
ALTERNATIVE_TARGET[j784s4-main-r5f0_1-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu2_1_release_strip.xer5f"
ALTERNATIVE_TARGET[j784s4-main-r5f1_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu3_0_release_strip.xer5f"
ALTERNATIVE_TARGET[j784s4-main-r5f1_1-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu3_1_release_strip.xer5f"
ALTERNATIVE_TARGET[j784s4-main-r5f2_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu4_0_release_strip.xer5f"
ALTERNATIVE_TARGET[j784s4-main-r5f2_1-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu4_1_release_strip.xer5f"
ALTERNATIVE_TARGET[j784s4-c71_0-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_1_release_strip.xe71"
ALTERNATIVE_TARGET[j784s4-c71_1-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_2_release_strip.xe71"
ALTERNATIVE_TARGET[j784s4-c71_2-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_3_release_strip.xe71"
ALTERNATIVE_TARGET[j784s4-c71_3-fw] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_4_release_strip.xe71"
ALTERNATIVE_TARGET[j784s4-main-r5f0_0-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu2_0_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j784s4-main-r5f0_1-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu2_1_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j784s4-main-r5f1_0-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu3_0_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j784s4-main-r5f1_1-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu3_1_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j784s4-main-r5f2_0-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu4_0_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j784s4-main-r5f2_1-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_mcu4_1_release_strip.xer5f.signed"
ALTERNATIVE_TARGET[j784s4-c71_0-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_1_release_strip.xe71.signed"
ALTERNATIVE_TARGET[j784s4-c71_1-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_2_release_strip.xe71.signed"
ALTERNATIVE_TARGET[j784s4-c71_2-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_3_release_strip.xe71.signed"
ALTERNATIVE_TARGET[j784s4-c71_3-fw-sec] = "${base_libdir}/firmware/pdk-ipc/ipc_echo_test_c7x_4_release_strip.xe71.signed"
ALTERNATIVE_PRIORITY = "10"
# make sure that lib/firmware, and all its contents are part of the package